

## 3-V TO 8-V HOT SWAP POWER MANAGER


## **FEATURES**

- Precision Fault Threshold
- Charge Pump for Low R<sub>DS(on)</sub> High Side Drive
- Differential Sense Inputs
- Programmable Average Power Limiting
- Programmable Linear Current Control
- Programmable Fault Time
- Fault Output Indicator
- Manual and Automatic Reset Modes
- Shutdown Control With Programmable Softstart
- Undervoltage Lockout
- Electronic Circuit Breaker Function

## DESCRIPTION


The UCC3919 family of hot swap power managers provide complete power management, hot swap, and fault handling capability. The UCC3919 features a duty ratio current limiting technique, which provides peak load capability while limiting the average power dissipation of the external pass transistor during fault conditions. The UCC3919 has two reset modes, selected with the TTL/CMOS compatible L/R pin. In one mode, when a fault occurs the IC repeatedly tries to reset itself at a user defined rate, with user defined maximum output current and pass transistor power dissipation. In the other mode the output latches off and stays off until either the L/R pin is reset or the shutdown pin is toggled. The on board charge pump circuit provides the necessary gate voltage for an external N-channel power FET.

## TYPICAL APPLICATION DIAGRAM




## **AVAILABLE OPTIONS**

_		PACKAGE DEVICES	
IJ	D PACKAGE	N PACKAGE	PW PACKAGE
0°C to 70°C	UCC3919D	UCC3919N	UCC3919PW
-40°C to 85°C	UCC2919D	UCC2919N	UCC2919PW



## functional block diagram



NOTE: Pins shown for 14-pin package.



2

electrical characteristics, VDD = 5 V,  $T_A$  = 0°C to 70°C for the UCC3919, -40°C to 85°C for the UCC2919, all voltages are with respect to GND,  $T_A$  =  $T_J$ , (unless otherwise specified)

## input supply

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
	VDD = 3 V		0.5	1	mA
Supply current	VDD = 8 V		1	1.5	mA
Shutdown current	SD = 0.2 V		1	7	μΑ

## undervoltage lockout

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Minimum voltage to start		2.35	2.75	3	V
Minimum voltage after start		1.9	2.25	2.5	V
Hysteresis		0.25	0.5	0.75	V

## **IBIAS**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Output valtage (O.A. Jane 45.A)	25°C, referred to CSP	1.47	1.5	1.53	V
Output voltage, (0 μA < I <sub>OUT</sub> < 15 μA)	Over temperature range, referred to CSP	1.44	1.5	1.56	V
Maximum output current		1	2		mA



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup> Currents are positive into, negative out of the specified terminal. Consult Packaging Section of Databook for thermal limitations and considerations of package.

electrical characteristics, VDD = 5 V,  $T_A$  = 0°C to 70°C for the UCC3919, -40°C to 85°C for the UCC2919, all voltages are with respect to GND,  $T_A$  =  $T_J$ , (unless otherwise specified)

## current sense

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNITS	
Over current comparator offset	Referred to CSP,		$3 \text{ V} \leq \text{VDD} \leq 8 \text{ V}$	-55	-50	-45	mV
Line and the second sec	V <sub>IMAX</sub> = 100 mV,	referred to CSP,	$3 \text{ V} \leq \text{VDD} \leq 8 \text{ V}$	-120	-100	-80	mV
Linear current amplifier offset	$V_{IMAX} = 400 \text{ mV},$	referred to CSP,	$3 \text{ V} \leq \text{VDD} \leq 8 \text{ V}$	-440	-400	-360	mV
Overload comparator offset	V <sub>IMAX</sub> = 100 mV,	referred to CSP,	$3 \text{ V} \leq \text{VDD} \leq 8 \text{ V}$	-360	-300	-240	mV
CSN input common mode voltage range	Referred to VDD,	3 V ≤ VDD ≤ 8 V,	See Note 1	-1.5		0.2	V
CSP input common mode voltage range	Referred to VDD,	3 V ≤ VDD ≤ 8 V,	See Note 1	0		0.2	V
Input bias current CSN			_		1	5	μΑ
Input bias current CSP					100	200	μΑ

## current fault timer

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
CT charge current	V <sub>CT</sub> = 1 V	-56	-35	-16	μΑ
CT discharge current	V <sub>CT</sub> = 1 V	0.5	1.2	1.9	μΑ
On time duty cycle in fault	IpL = 0	1.5	3	6	%
CT fault threshold		1.0	1.5	1.7	V
CT reset threshold		0.25	0.5	0.75	V

## **IMAX**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input bias current	V <sub>IMAX</sub> = 100 mV, referred to CSP	-1	0	1	μΑ

## power limiting

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
Vallage on DI	$I_{PL} = -250  \mu A$ ,	referred to VDD	-1.0	-1.4	-1.9	V
Voltage on PL	$I_{PL} = -1.5 \text{ mA},$	-0.5	-1.8	-2.2	V	
On the analysis and in facility	IpL = -250 μA		0.25	0.5	1	%
On time duty cycle in fault	IpL = -1.5 mA		0.05	0.1	0.2	%

NOTES: 1. Ensured by design. Not 100% production tested.



4

electrical characteristics, VDD = 5 V,  $T_A$  = 0°C to 70°C for the UCC3919, -40°C to 85°C for the UCC2919, all voltages are with respect to GND,  $T_A$  =  $T_J$ , (unless otherwise specified)

## SD and L/R inputs

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input voltage low				0.8	V
Input voltage high		2			V
L/R input current		1	3	6	μΑ
SD internal pulldown impedance		100	270	500	kΩ

## **FLT** output

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Output leakage current	VDD = 5 V			10	μΑ
Output low voltage	I <sub>OUT</sub> = 10 mA			1	V

## FET gate driver and charge pump

PARAMETER		MIN	TYP	MAX	UNITS	
Peak output current	V <sub>CAP</sub> = 15 V,	V <sub>GATE</sub> = 10 V	-3	-1	-0.25	mA
Peak sink current	V <sub>GATE</sub> = 5 V			20		mA
Fault delay				100	300	ns
	VDD = 3 V,	average I <sub>OUT</sub> = 1 μA	8	10	12	V
Maximum output voltage	VDD = 8 V,	average I <sub>OUT</sub> = 1 μA	12	14	16	V
Charge pump UVLO minimum voltage	VDD = 3 V		6.5	8.8	10.1	V
to start	VDD = 8 V		6.5	9.9	11.5	V
Charge pump source impedance	VDD = 5 V,	average I <sub>OUT</sub> = 1 μA	50	100	150	kΩ

## pin descriptions

## CAP

A capacitor is placed from this pin to ground to filter the output of the on board charge pump. A 0.01- $\mu$ F to 0.1- $\mu$ F capacitor will work in most applications. Refer to TI literature number SLUA339 application note, *Sizing the UCC3919 Charge–Pump Capacitor*, to determine the exact capacitance.

## **CSN**

The negative current sense input signal.

## **CSP**

The positive current sense input signal. Input to the duty cycle timer.

## CT

Input to the duty cycle timer. A capacitor is connected from this pin to ground, setting the off time and maximum on time of the over-current protection circuit.

## **FLT**

Fault indicator. This open drain output will pull low under any fault condition where the output driver is disabled. This output is disabled when the IC is in low current standby mode.



# pin descriptions (continued) GATE

The output of the linear current amplifier. This pin drives the gate of an external N-channel MOSFET pass transistor. The linear current amplifier control loop is internally compensated, and ensured stable for output load (gate) capacitance between 100 pF and 0.01  $\mu$ F. In applications where the GATE voltage (or charge pump voltage) exceeds the maximum gate-to-source voltage ratings (VGS) for the external N-channel MOSFET, a Zener clamp may be added to the gate of the MOSFET. No additional series resistance is required since the internal charge pump has a finite output impedance of 100-k $\Omega$  typical.

## **GND**

The ground reference for the device.

#### **IBIAS**

Output of the on board bias generator internally regulated to 1.5 V below CSP. A resistor divider between this pin and CSP can be used to generate the IMAX voltage. The bias circuit is internally compensated, and requires no bypass capacitance. If an external bypass is required due to a noisy environment, the circuit will be stable with up to 0.001  $\mu$ F of capacitance. The bypass must be to CSP, since the bias voltage is generated with respect to CSP. Resistor R2 (Figure 5) should be greater than 50 k $\Omega$  to minimize the effect of the finite input impedance of the IBIAS pin on the IMAX threshold.

#### **IMAX**

Used to program the maximum allowable sourcing current. The voltage on this pin is with respect to CSP. If the voltage across the shunt resistor exceeds this voltage the linear current amplifier lowers the voltage at GATE to limit the output current to this level. If the voltage across the shunt resistor goes more than 200 mV beyond this voltage, the gate drive pin GATE is immediately driven low and kept low for one full off time interval.

#### L/R

Latch/Reset. This pin sets the reset mode. If L/R is low and a fault occurs the device will begin duty ratio current limiting. If L/R is high and a fault occurs, GATE will go low and stay low until L/R is set low. This pin is internally pulled low by a 3-µA nominal pulldown.

## PL

Power Limit. This pin is used to control average power dissipation in the external MOSFET. If a resistor is connected from this pin to the source of the external MOSFET, the current in the resistor will be roughly proportional to the voltage across the FET. As the voltage across the FET increases, this current is added to the fault timer charge current, reducing the on time duty cycle from its nominal value of 3% and limiting the average power dissipation in the FET.

## SD

Shutdown pin. If this pin is taken low, GATE will go low, and the IC will go into a low current standby mode and CT will be discharged. This TTL compatible input must be driven high to turn on.

#### **VDD**

The power connection for the device.



The UCC3919 monitors the voltage drop across a high side sense resistor and compares it against three different voltage thresholds. These are discussed below. Figure 1 shows the UCC3919 waveforms under fault conditions.

#### fault threshold

The first threshold is fixed at 50 mV. If the current is high enough such that the voltage on CSN is 50 mV below CSP, the timing capacitor  $C_T$  begins to charge at about 35  $\mu$ A if the PL pin is open. (Power limiting will be discussed later). If this threshold is exceeded long enough for  $C_T$  to charge to 1.5 V, a fault is declared and the external MOSFET will be turned off. It will either be latched off (until the power to the circuit is cycled, the L/R pin is taken low, or the  $\overline{SD}$  pin is toggled), or will retry after a fixed off time (when  $C_T$  has discharged to 0.5 V), depending on whether the L/R pin is set high or low by the user. The equation for this current threshold is simply:

$$I_{\mathsf{FAULT}} = \frac{0.05}{\mathsf{R}_{\mathsf{SENSE}}} \tag{1}$$

The first time a fault occurs, C<sub>T</sub> is at ground, and must charge to 1.5 V. Therefore:

$$t_{\text{FAULT}} = t_{\text{ON(sec)}} = \frac{C_t(\mu F) \times 1.5}{35}$$
 (2)

In the retry mode, the timing capacitor will already be charged to 0.5 V at the end of the off time, so all subsequent cycles will have a shorter ton time, given by:

$$t_{\text{FAULT}} \approx t_{\text{ON(sec)}} = \frac{C_{\text{T}}(\mu \text{F})}{35}$$
 (3)

Note that these equations for  $t_{ON}$  are without the power limiting feature ( $R_{PL}$  pin open). The effects of power limiting on  $t_{ON}$  will be discussed later.

The off time in the retry mode is set by  $C_T$  and an internal 1.2- $\mu$ A sink current. It is the time it takes  $C_T$  to discharge from 1.5 V to 0.5 V. The equation for the off time is therefore:

$$t_{\text{OFF(sec)}} = \frac{C_{\text{T}}\mu\text{F}}{1.2} \tag{4}$$

## shutdown characteristics

When the  $\overline{SD}$  pin is set to TTL high (above 2 V) the UCC3919 is ensured to be enabled. When  $\overline{SD}$  is set to a low TTL (below 0.8 V) the UCC3919 is ensured to be disabled, but may not be in ultra low current sleep mode. When  $\overline{SD}$  is set to 0.2 V or less, the UCC3919 is ensured to be disabled and in ultra low current sleep mode. See Figure 1. At cold temperatures, (below 0°C), the UCC2919 shutdown supply current delays gradually over time and may take >1 minute to drop below the 7- $\mu$ A shutdown current limit. However, the gate output is driven low immediately when the SD pin is pulled low and does not exhibit a temperature dependency.






Figure 1

#### **IMAX** threshold

The second threshold is programmed by the voltage on IMAX (measured with respect to the CSP pin). This controls the maximum current,  $I_{MAX}$ , that the UCC3919 will allow to flow into the load during the MOSFET on time. A resistive divider connected between IBIAS and CSP generates the programming voltage. When the drop across the sense resistor reaches this voltage, a linear amplifier reduces the voltage on GATE to control the external MOSFET in a constant current mode.

During this time  $C_T$  is charging, as described above. If this condition lasts long enough for  $C_T$  to charge to 1.5 V, a fault will be declared and the MOSFET will be turned off. The  $I_{MAX}$  current is calculated as follows:

$$I_{MAX} = \frac{V_{CSP} - V_{IMAX}}{R_{SENSE}}$$
 (5)

Note that if the voltage on the IMAX pin is programmed to be less than 50 mV below CSP, then the UC3919 will control the MOSFET in a constant current mode all the time. No fault will be declared and the MOSFET will remain on because I<sub>MAX</sub> is less than I<sub>FAULT</sub>.



#### overload threshold

There is a third threshold which, if exceeded, will declare a fault and shutdown the external MOSFET immediately, without waiting for  $C_T$  to charge. This *overload* threshold is 200 mV greater than the  $I_{MAX}$  threshold (again, this is with respect to CSP). This feature protects the circuit in the event that the external MOSFET is on, with a load current below  $I_{MAX}$ , and a short is quickly applied across the output. This allows hot-swapping in cases where the UCC3919 is already powered up (on the backplane) and capacitors are added across the output bus. In this case, the load current could rise too quickly for the linear amplifier to reduce the voltage on GATE and limit the current to  $I_{MAX}$ . If the overload threshold is reached, the MOSFET will be turned off quickly and a fault declared. A latch is set so that  $C_T$  can be charged, ensuring that the MOSFET will remain off for the same period as defined above before retrying. The overload current is:

$$I_{OVERLOAD} = \frac{V_{CSP} - V_{IMAX} + 0.2}{R_{SENSE}} = I_{MAX} + \frac{0.2}{R_{SENSE}}$$
(6)

Note that I<sub>OVERLOAD</sub> may be much greater than I<sub>MAX</sub>, depending on the value of R<sub>SENSE</sub>.

## power limiting

A power limiting feature is included which allows the power dissipated in the external MOSFET to be held relatively constant during a short, for different values of input voltage. This is accomplished by connecting a resistor from the output (source of the external MOSFET) to PL. When the output voltage drops due to a short or overload, an internal bias current is generated which is equal to:

$$I_{PL} \cong \frac{\left(V_{IN} - V_{OUT} - V_{PL}\right)}{R_{PL}} \tag{7}$$

This current is used to help charge the timing capacitor in the event that the load current exceeds I<sub>FAULT</sub>. (A simplified schematic of the circuit internal to the UCC3919 is shown in Figure 2.) The result is that the on time of the MOSFET during current limit is reduced as the input voltage is increased. This reduces the effective duty cycle, holding the average power dissipated constant.




Figure 2. Power Limiting Circuit



UDG-98124

It can be seen that power limiting will only occur when  $I_{PL}$  is > 0 (it cannot be negative). For power limiting to begin to occur, the voltage drop across the MOSFET must be greater than  $V_{DD}-V_{PL}$  or 1.4 V(typ).

$$V_{IN} - V_{OUT} \ge 1.4 V$$
 (8)

The on time using RPI is defined as:

$$t_{ON} = \frac{C_T \times \Delta V}{I_{PL} + 35 \times 10^{-6}}, \quad \text{where } \Delta V = 1 \text{ V}$$
(9)

The graph in Figure 4 illustrates the effect of R<sub>PL</sub> on the average MOSFET power dissipation into a short. The equation for the average power dissipation during a short is:

$$P_{DISS} = \frac{I_{MAX} \times V_{IN} \times 1.2 \times 10^{-6}}{I_{PL} + 35 \times 10^{-6}}, \text{ or}$$

$$P_{DISS} = \frac{I_{MAX} \times V_{IN} \times t_{ON}}{t_{ON} + t_{OFF}}$$
(10)

If PL is left unconnected, the power limiting feature will not be exercised. In the retry mode, the duty cycle during a fault will be nominally 3%, independent of input voltage. The average power dissipation in the external MOSFET with a shorted output will be proportional to input voltage, as shown by the equation:

$$P_{DISS} = I_{MAX} \times V_{IN} \times 0.033 \tag{11}$$

## calculating C<sub>T(min)</sub> for a given load capacitance without power limiting

To ensure recovery from an overload when operating in the retry mode, there is a maximum total output capacitance which can be charged for a given  $t_{ON}$  (fault time) before causing a fault. For a worst case situation of a constant current load below the fault threshold,  $C_{T(min)}$  for a given output load capacitance (without power limiting) can be calculated from:

$$C_{T(min)} = \frac{V_{IN} \times C_{OUT} \times 35 \times 10^{-6}}{I_{MAX} - I_{LOAD}}$$
(12)

A larger load capacitance or a smaller  $C_T$  will cause a fault when recovering from an overload, causing the circuit to get stuck in a continuous hiccup mode. To handle larger capacitive loads, increase the value of  $C_T$ . The equation can be easily re-written, if desired, to solve for  $C_{OUT(max)}$  for a given value of  $C_T$ .

For a resistive load of value  $R_L$  and an output cap  $C_{OUT}$ ,  $C_{T(min)}$  can be smaller than in the constant current case, and can be estimated from:

$$C_{T(min)} = \frac{-C_{OUT} \times R_{L} \times \ell n \left(1 - \frac{V_{IN}}{I_{MAX} \times R_{L}}\right)}{28 \times 10^{3}}$$
(13)


Note that in the latch mode (or when first turning on in the retry mode), since the timing capacitor is not recovering from a previous fault, it is charging from 0 V rather than 0.5 V. This allows up to 50% more load capacitance without causing a fault.



## estimating C<sub>T(min)</sub> when using power limiting

If power limiting is used, the calculation of  $C_{T(min)}$  for a given  $C_{OUT}$  becomes considerably more complex, especially with a resistive load. This is because the  $C_T$  charge current becomes a function of  $V_{OUT}$ , which is changing with time. The amount of capacitance that can be charged (without causing a fault) when using power limiting will be significantly reduced for the same value  $C_T$ , due to the shorter  $t_{ON}$  time.

The charge current contribution from the power limiting circuit is defined as:



- t0: Normal condition Output current is nominal, output voltage is at positive rail, VCC.
- t1: Fault control reached Output current rises above the programmed fault value, C<sub>T</sub> begins to charge with 35 µA + I<sub>PL</sub>.
- t2: Maximum current reached Output current reaches the programmed maximum level and becomes a constant current with value I<sub>MAX</sub>.
- t3: Fault occurs C<sub>T</sub> has charged to 1.5 V, fault output goes low, the FET turns off allowing no output current to flow, V<sub>OUT</sub> discharges to GND.
- t4: Retry C<sub>T</sub> has discharged to 0.5 V, but fault current is still exceeded, C<sub>T</sub> begins charging again, FET is on, V<sub>OUT</sub> increases.
- t3 to t5: Illustrates < 3% duty cycle depending upon RpL selected.

t6 = t4

t7: Fault released, normal condition - return to normal operation of the circuit breaker

Figure 3.



## constant current load

For a constant current load in parallel with a load capacitor, the load capacitor will charge linearly. During that time:


$$I_{PL(avg)} \cong \frac{\left(V_{IN} - V_{PL}\right)^2}{2 \times R_{PL} \times V_{IN}}$$
(15)

Modifying equation (12) yields:

$$V_{IN} \times C_{OUT} \times \left[ \frac{\left(V_{IN} - V_{PL}\right)^{2}}{2 \times R_{PL} \times V_{IN}} + 35 \times 10^{-6} \right]$$

$$C_{T(min)} \cong \frac{I_{MAX} - I_{LOAD}}{(16)}$$

# MOSFET AVERAGE SHORT CIRCUIT POWER DISSIPATION





## parallel R-C load

Determining  $C_{T(min)}$  for a parallel R-C load is more complex. First, the expression for the output voltage as a function of time is:

$$V_{OUT(t)} = I_{MAX} \times R_{LOAD} \left( 1 - e^{-\frac{T_{START}}{R_{LOAD} \times C_{OUT}}} \right)$$
(17)

Solving for  $T_{START}$  when  $V_{OUT} = V_{IN}$  yields:

$$T_{START} = -R_{LOAD} \times C_{OUT} \times \ell n \left( 1 - \left( \frac{V_{IN}}{I_{MAX} \times R_{LOAD}} \right) \right)$$
(18)

Assuming that the device is operating in the retry mode, where  $C_T$  is charging from 0.5 V to just below 1.5 V in time (t),  $C_T$  is defined as:

$$C_{T} = \frac{I_{CT} \times dt}{dV} = I_{CT} \times dt, \text{ where}$$

$$I_{CT} = \left(I_{PL} + 35 \times 10^{-6}\right)$$
(19)

Substituting equation (15) into (19) yields:

$$C_{T(min)} = \left[ \frac{\left( V_{IN} - V_{PL} \right)^2}{2 \times R_{PL} \times V_{IN}} + 35 \times 10^{-6} \right] \times dt$$
(20)

This yields the following expression for  $C_{T(min)}$  for a resistive load with power limiting. By substituting the value calculated for  $T_{START}$  in equation (18) for dt,  $C_{T(min)}$  is determined.

$$C_{T(min)} = \left[ \frac{\left( V_{IN} - V_{PL} \right)^2}{2 \times R_{PL} \times V_{IN}} + 35 \times 10^{-6} \right] \times T_{START}$$
(21)

## example

The example in Figure 5 shows the UCC3919 in a typical application. A low value sense resistor and N-channel MOSFET minimize losses. With the values shown for R1, R2, and  $R_S$ , the overcurrent fault will be 5-A nominal. Linear current limiting ( $I_{MAX}$ ) will occur at 7.14 A and the overload comparator will trip at 27 A. The calculations are shown below.

$$I_{\text{FAULT}} = \frac{0.05}{R_{\text{S}}} = \frac{0.05}{0.01} = 5 \text{ A}$$
 (22)

$$I_{MAX} = \frac{V_{CSP} - V_{IMAX}}{R_{S}} = \frac{1.5 \times R1}{(R1 + R2) \times R_{S}} = 7.14 \text{ A}$$
(23)

$$I_{\text{OVERLOAD}} = I_{\text{MAX}} + \frac{0.2}{R_{\text{S}}} = 7.14 \text{ A} + \frac{0.2}{0.01} = 27.14 \text{ A}$$
 (24)

$$T_{OFF(sec)} = \frac{C_T \mu F}{1.2} = \frac{0.01}{1.2} = 8.33 \text{ ms}$$
 (25)

With the value shown for RpI:

$$I_{PL(typ)}(\text{output shorted}) = \left(\frac{V_{IN} - V_{PL}}{R_{PL}}\right) = \left(\frac{5 - 1.6}{10 \text{ k}}\right) = 340 \,\mu\text{A} \tag{26}$$

$$t_{ON} \text{ (shorted)} = \frac{C_T}{I_{PL} + 35 \times 10^{-6}} = \frac{0.01 \times 10^{-6}}{375 \,\mu\text{A}} = 27 \,\mu\text{s}$$
 (27)

$$P_{DISS} \text{ (shorted)} = \frac{I_{MAX} \times V_{IN} \times t_{ON}}{t_{ON} + t_{OFF}} = \frac{7.14 \times 5 \times 27 \,\mu\text{s}}{27 \,\mu\text{s} + 8.33 \times 10^{-3}} = 0.12 \,\text{W}$$
(28)

For a worst case 1  $\Omega$  resistive load:  $C_{OUT(max)} \cong 47 \mu F$ .

For a worst case 5 A constant current load:  $C_{OUT(max)} \cong 27 \mu F$ .

With L/R grounded, the part will operate in the retry or *hiccup* mode. The values shown for  $C_T$  and  $R_{PL}$  will yield a nominal duty cycle of 0.32% and an off time of 8.3 ms. With a shorted output, the average steady state power dissipation in Q1 will be less than 100 mW over the full input voltage range.

If power limiting is disabled by opening R<sub>PI</sub>, then:


$$t_{\text{FAULT}} = t_{\text{ON(sec)}} = \frac{C_{\text{T}}\mu F \times 1}{35} = 287 \,\mu s$$
 (29)

$$P_{DISS} \text{ (shorted)} = \frac{I_{MAX} \times V_{IN} \times t_{ON}}{t_{ON} + t_{OFF}} = \frac{7.14 \times 5 \times 287 \times 10^{-6}}{287 \times 10^{-6} + 8.33 \times 10^{-3}} = 1.2 \text{ W (with V}_{IN} = 5 \text{ V)}$$
(30)

For a worst case 1- $\Omega$  resistive load:  $C_{OUT(max)} \cong 220 \mu F$ .

For a worst case 5 A constant current load:  $C_{OUT(max)} \cong 120 \mu F$ .





NOTES: 1. Optional FET speeds discharge of  $C_{\mbox{SS}}$  during fault or shutdown

UDG-98137

Figure 5. Application Circuit

## THERMAL INFORMATION

## steady state conditions

In normal operation, with a steady state load current below  $I_{FAULT}$ , the power dissipation in the external MOSFET will be:

$$P_{DISS} = R_{DS(on)} \times I_{LOAD}^{2}$$
(31)

The junction temperature of the MOSFET can be calculated from:

$$T_{J} = T_{A} + (P_{DISS} \times \theta_{JA})$$
(32)

Where  $T_A$  is the ambient temperature and  $\theta_{JA}$  is the MOSFET's thermal resistance from junction to ambient. If the device is on a heatsink, then the following equation applies:

$$\theta_{JA} = \theta_{JC} + \theta_{CS} + \theta_{SA} \tag{33}$$

Where  $\theta_{JC}$  is the MOSFET's thermal resistance from junction to case,  $\theta_{CS}$  is the thermal resistance from case to sink, and  $\theta_{SA}$  is the thermal resistance of the heatsink to ambient.

The calculated T<sub>J</sub> must be lower than the MOSFET's maximum junction temperature rating, therefore:

$$\theta_{JA} < \frac{T_{J(max)} - T_{A}}{P_{DISS}}$$
(34)



## THERMAL INFORMATION

## transient thermal impedance

During a fault condition in the retry mode, the average MOSFET power dissipation will generally be quite low due to the low duty cycle, as defined by:

$$P_{DISS(avg)} = \frac{I_{MAX} \times V_{IN} \times t_{ON}}{t_{ON} + t_{OFF}}$$
 (with output shorted) (35)

(In the latch mode, t<sub>OFF</sub> will be the time between a fault and the time the device is reset.)

However, the pulse power in the MOSFET during ton, with the output shorted, is:

$$P_{DISS(pulse)} = I_{MAX} \times V_{IN}$$
 (with output shorted) (36)

In choosing  $t_{ON}$  for a given  $V_{IN}$ ,  $t_{MAX}$ , and duty cycle it is important to consult the manufacturer's transient thermal impedance curves for the MOSFET to make sure the device is within its safe operating area. These curves provide the user with the effective thermal impedance of the device for a given time duration pulse and duty cycle. Note that some of the impedance curves are normalized to one, in which case the transient impedance values must be multiplied by the dc (steady state) thermal resistance,  $\theta_{IC}$ .

For duty cycles not shown in the manufacturer's curves, the transient thermal impedance for any duty cycle and  $t_{ON}$  time (given a square pulse) can be estimated from [1]:

$$\theta_{\text{JC(trans)}} = \left(D \times \theta_{\text{JC}}\right) + (1 - D) \times \theta_{\text{SP}} \tag{37}$$

where D is the duty cycle:  $\frac{^{t}ON}{^{t}ON + {}^{t}OFF}$ .

and  $\theta_{SP}$  is the single pulse thermal impedance given in the transient thermal impedance curves for the time duration of interest (t<sub>ON</sub>). Note that these are absolute numbers, not normalized. If the given single pulse impedance is normalized, it must first be multiplied by  $\theta_{JC}$  before using in the equation above.

This effective transient thermal impedance, when multiplied by the pulse power, will give the transient temperature rise of the die. To keep the junction temperature below the maximum rating, the following must be true:

$$\theta_{\text{JC(trans)}} = \frac{T_{\text{J(max)}} - T_{\text{C}}}{P_{\text{DISS(pulse)}}}$$
(38)

If necessary, the junction temperature rise can be reduced by reducing ton (using a smaller value for  $C_T$ ), or by reducing the duty cycle using the power limiting feature already discussed. Note that in either case, the amount of load capacitance,  $C_{OUT}$ , that can be charged before causing a fault, will also be reduced.



## THERMAL INFORMATION

## safety recommendations

Although the UCC3919 is designed to provide system protection for all fault conditions, all integrated circuits can ultimately fail short. for this reason, if the UCC3919 is intended for use in safety critical applications where UL or some other safety rating is required, a redundant safety device such as a fuse should be placed in series with the device. The UCC3919 will prevent the fuse from blowing for virtually all fault conditions, increasing system reliability and reducing maintenance cost, in addition to providing the hot swap benefits of the device.

## references

1. International Rectifier, *HEXFET Power MOSFET Designer's Manual*, Application Note 949B, Current Ratings, Safe Operating Area, and High Frequency Switching Performance of Power HEXFETs, pp.1553–1565, September 1993.







.com 18-Sep-2008

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
UCC2919D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2919DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2919DTR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2919DTRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2919N	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI
UCC2919PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC2919PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC3919D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC3919DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC3919DTR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC3919DTRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC3919N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
UCC3919PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
UCC3919PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take



## **PACKAGE OPTION ADDENDUM**

18-Sep-2008

reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION





Α	0	Dimension designed to accommodate the component width
В	0	Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
٧	٧	Overall width of the carrier tape
ГР	1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC2919DTR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
UCC3919DTR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC2919DTR	SOIC	D	16	2500	346.0	346.0	33.0
UCC3919DTR	SOIC	D	16	2500	346.0	346.0	33.0

## PW (R-PDSO-G\*\*)

## 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

# D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



# D(R-PDSO-G16)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated